Quantcast
Channel: Phys.org news tagged with:designer
Viewing all articles
Browse latest Browse all 152

New technology reduces 30 percent chip area of STT-MRAM while increasing memory bit yield by 70 percent

$
0
0
In a world first, researchers from Tohoku University have successfully developed a technology to stack magnetic tunnel junctions (MTJ) directly on the vertical interconnect access (via) without causing deterioration to its electric/magnetic characteristics. The via in an integrated circuit design is a small opening that allows a conductive connection between the different layers of a semiconductor device.

Viewing all articles
Browse latest Browse all 152

Trending Articles